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Abstract 
Crystalline silicon thin film solar cells, based on the epitaxial wafer equivalent, require a reflecting interlayer between 
substrate and active layers to increase the generated current and reach similar efficiencies as wafer based solar cells. 
With the epitaxial lateral overgrowth technique, a reflecting dielectric layer can be implemented. In this paper results 
of solar cells with overgrown, patterned SiO2 films are shown. A beneficial optical effect due to the interlayer and 
also a reduced effective diffusion length within the epitaxially grown silicon layer are observed. Cells with reflecting 
interlayer and non-optimized absorber layer thicknesses therefore exhibit lower efficiencies than cells without SiO2. 
Slightly higher currents are observed with textured front sides. Significantly increased effective diffusion lengths and 
cell performances can be reached with non-merged active silicon layers. Reasons might be the avoidance of defects 
generated at merging points and of unpassivated surface areas in voids remaining where two growth fronts merge.  
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1. Introduction 
The aim of crystalline silicon thin film (cSiTF) solar cells is to reduce the consumption of pure silicon 
and with this the price per wattpeak of solar cells. In case of the epitaxial wafer equivalent (EpiWE) 
approach [1] the photoelectrically active layer (~20 – 30 μm thick) is deposited epitaxially on a low cost, 
highly doped silicon substrate. The EpiWEs can be fabricated to solar cells like normal silicon wafers. 
Efficiencies up to 17.6 % are reported for direct epitaxial deposition on monocrystalline Cz substrates [2]. 
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The resulting cSiTF solar cells exhibit lower short circuit currents than wafer based silicon solar cells due 
to the lower amount of absorbed light within the thinner active layer. To overcome this disadvantage a 
reflecting interlayer is required. For this purpose a dielectric layer between substrate and active layer can 
be implemented. With a high efficiency cell process with interdigitated front-side contacts an efficiency 
of 19.2 % could be shown using a SOI (silicon on insulator) structure with a 46 μm thin active layer [3]. 
This cell demonstrated the potential of a thin active layer on a reflecting interlayer. The process described 
in this paper aims for a similar proof-of-concept, avoiding the interdigitated-grid structure by using a 
conventional front-to-back metallization. This was realized by combining the EpiWE structure with an 
embedded silicon dioxide layer. In case of an EpiWE however an interlayer that still allows for epitaxial 
growth is necessary, therefore the silicon dioxide layer was patterned so that epitaxial growth is possible 
out of seed windows. This technique is termed epitaxial lateral overgrowth (ELO) and described in 
several papers for microelectronic applications. A review is given i.e. in [4]. To approach the much 
stronger requirements of photovoltaic technology on higher throughput and lower process costs compared 
to microelectronics, our work also involved adaptation of the ELO process to chemical vapor deposition 
(CVD) reactors with a scalable reactor geometry. The CVD reactor used for the experiments is a lab-type 
one, built at Fraunhofer ISE [5], to investigate processes that later can be transferred to large-scale high-
throughput reactors [6]. A scheme of the resulting cSiTF solar cell based on an EpiWE with overgrown 
dielectric layer (in the following referred to as ELO-EpiWE) is shown in Fig 1a.  
 
a)  b)  c)  
Fig. 1. (a) scheme of a cSiTF solar cell with epitaxial lateral overgrown dielectric film; (b) and (c) cross sections of ELO-EpiWEs 
with merged and non-merged silicon layers, respectively 
2. Fabrication of cSiTF solar cells with overgrown dielectric layer 
2.1. ELO-EpiWEs 
Although cost effective future applications might include low cost self-organizing dielectric layers i.e. 
by structuring during heat treatment, and cost-effective substrates (e.g. umg silicon) in this paper 
structures are investigated, that are as ideal as possible. ELO-layers with etch pit densities below 103 cm-2 
fabricated with CVD are reported using (100) oriented substrates and SiO2 with linear openings that are 
oriented parallel to [001] direction as interlayer [4]. Therefore, (100) oriented, highly doped (0.01-
0.02 Ωcm) Cz substrates with about 200 nm thick thermally grown SiO2 layers were patterned by 
photolithography accordingly. Seed windows are 2.5 μm and SiO2 stripes 30, 50 and 70 μm wide.  
Although it is recommended to perform overgrowth experiments at reduced pressure and at preferably 
low temperatures, the experiments described in this paper were performed in the lab-type CVD reactor 
mentioned above. This reactor works at atmospheric pressure, with trichlorosilane (TCS) in H2 
atmosphere. The crystal quality of ELO layers deposited in this reactor seems to improve with increasing 
temperatures (up to now ≥ 1100 °C for ELO processes in our reactor) [7]. On the other hand temperatures 
cannot be increased arbitrarily as silicon dioxide is affected at high temperatures. This is caused by both 
reactions with hydrogen and with silicon atoms of the substrate, the growing layer and adsorbed atoms 
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from the gas phase [8]. The amount of SiO2 removal depends on the temperature and the oxygen 
background in the gas phase and is therefore specific for each reactor. As a compromise the samples 
discussed in the following were deposited at 1175 °C and with about 20 % TCS in H2. The total gas flow 
was 5 l/min. Layers were p-doped by adding B2H6 to the process gas to a doping level of ~1017 cm-3. 
Additionally, references without SiO2 interlayer were fabricated using the same epitaxial growth process. 
2.2. Solar cell process 
The process for 4 cm2 solar cells applied to the ELO-EpiWEs starts with an alkaline texturing (about 
7 μm average removal) of a part of the samples. Then, a front side emitter diffusion (120 Ω/sq.) is 
applied. The surface is passivated with a thin thermally grown silicon dioxide layer. The front contact 
consists of an evaporated metal stack of Ti/Pd/Ag and is defined photolithographically using lift-off 
technique. It is thickened by light induced silver electroplating. The rear side is covered with evaporated 
aluminum. A double layer antireflection coating (ARC; TiOx and MgFx) is deposited and edges are 
isolated by laser cutting. Finally, the whole cell is annealed.  
3. Results and discussion 
The fabricated ELO-EpiWEs described in the following can be mainly divided in three groups. One 
includes samples with merged silicon layers over the SiO2 layer (Fig 1b). The second contains samples 
that do not exhibit merged layers on the whole sample, i.e. samples with at least non-merged areas (see 
Fig 1c). The last group consists of samples with merged silicon layers and textured front sides. Despite 
variances between single cells, the mean thickness of the active layer is 27 – 28 μm for each group.  
3.1. Optical influence of the SiO2 layer 
The overgrown SiO2 layer is implemented to cause light being reflected back into the active layer of 
the cell before entering the substrate. A non-absorbed part of this light can leave the cell on the front side. 
Therefore, the amount of reflectance at wavelengths above ~900 nm is a measure of the optical 
effectiveness of the reflecting interlayer.  
 
a)  b)  
Fig. 2. (a) reflectance measurements of cSiTF solar cells without, with merged and with non-merged Si layer on internal SiO2 
reflector; (b) internal quantum efficiency measurements of cSiTF solar cells without, with closed and with non-closed Si layer on 
internal SiO2 reflector 
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In Fig 2a reflectance curves are shown clearly demonstrating the optical benefit of the SiO2 layer. The 
lower reflectance of ELO samples with texture is most probably due to a higher amount of absorbed light 
within the active layer. In this case the optical path length of light entering the cell is enhanced due to 
angular crossing of light through the active layer and due to an increased amount of light reflected at the 
interlayer by total reflectance. Due to the thin SiO2 film not all light coming with angles above the critical 
angle is reflected but the major part of it [9]. Samples with non-merged silicon layers also show a slightly 
lower amount of reflected light at higher wavelengths compared to merged layers. The effect might be the 
same as for textured cells as a part of the surface is tilted as can be seen in Fig 1c.  
3.2. Solar cell results 
Results of illuminated IV measurements of solar cells with the three different ELO-EpiWE structures 
and references without reflecting SiO2 layer are depicted in Table 1. With reflecting interlayer, especially 
with texture, a higher current is expected. However, the results show lower values of every solar cell 
parameter for all ELO-EpiWEs compared to references. Nevertheless, some tendencies can be observed.  
Table 1. Illuminated IV parameters of different cSiTF solar cells without and with internal reflectors. Numbers in brackets depict the 
amount of cells of which mean values and standard deviations are calculated, the first number refers to light and the second to dark 
IV measurements 
Sample description VOC / 
mV 
JSC / 
mA/cm2 
FF / 
% 
η / 
% 
J01 / 
10-12 A/cm2 
EpiWE (4,8) 641 ± 1 31.2 ± 0,4 76.9 ± 0.6 15.3 ± 0.1 0.3 ± 0.2 
ELO-EpiWE, merged Si layer (5,9) 598 ± 5   26 ± 1 75.1 ± 0.5 11.8 ± 0.4 1.0 ± 0.4 
ELO-EpiWE, non-merged Si layer (2,5) 590 ± 11 29.5 ± 0.2 71 ± 2 12.4 ± 0.4 0.8 ± 0.4 
EpiWE, textured (2) 632 ± 3 31.1 ± 0.2 72.9 ± 0.9 14.3 ± 0.1 0.3 ± 0.1 
ELO-EpiWE, textured (9) 566 ± 21 26.9 ± 0.4 69 ± 4 11 ± 1 3 ± 3 
 
A front surface texture, despite of its optical benefit, seems to be disadvantageous even for standard 
EpiWE structures, in this special case. Losses have to be attributed to technical problems during the cell 
process. Anyhow, differences between references and ELO-EpiWEs can be compared for samples with 
planar surfaces and textured ones. Within the standard deviations no significant improvement even in 
current caused by the texture and the associated optical path length enhancement is obtained.  
A significant improvement in JSC and in cell efficiency is observed for non-merged silicon layers. The 
best ELO-EpiWE solar cell has a non-merged silicon layer and an efficiency of 12.7 %. 
To identify the origin of the differences in current, internal quantum efficiencies (IQE) were evaluated 
(see Fig 2b). Cells with texture exhibit a reduced IQE below about 450 nm affirming problems at the front 
surface. All cells without texture show almost identical curve progression for short wavelengths. Above 
approximately 400 – 500 nm the IQEs of cells with reflector decrease significantly faster than that of cells 
without. This effect is weaker for non-merged than for merged silicon layers. For non-merged and slightly 
less for textured samples a benefit due to the reflecting interlayer is observed at wavelengths above 
~950 nm. With IQEs the effective diffusion lengths (Leff) can be estimated [10]. They add up to 68 – 
97 μm, 32 – 37 μm (not corrected for tilted parts of the surface) and 14 – 19 μm for standard EpiWEs, 
non-merged ELO-EpiWEs and merged ELO-EpiWEs (with and without texture), respectively. Keeping in 
mind the thickness of the active layers (~28 μm), the main losses in JSC can be attributed to low Leff values 
42   M. Drießen et al. /  Energy Procedia  27 ( 2012 )  38 – 44 
caused by a reduced crystal quality of the active layers due to the overgrowth process and/or by increased 
recombination processes at the rear side of the active layer. The reduced Leff are reflected in increased I01 
values obtained by fitting dark IV curves and also in reduced VOC. Additional losses seem to decrease the 
fill factors of cells with non-merged silicon layers. Due to fluctuations in dark IV curves for VOC < 
~550 mV, this effect cannot be attributed to a loss mechanism until now.  
It can be concluded, that in this experiment silicon base layers in ELO-EpiWEs are too thick regarding 
the effective diffusion lengths to obtain a beneficial effect due to the interlayer. For future experiments a 
reduction of thickness and/or an improvement of layer quality are necessary. To improve the layer quality 
a characterization of the actual layers and their defect structures is fundamental. 
4. Defects in ELO layers 
Although all ELO-EpiWE cells suffer from a reduced crystal or interface quality, there seem to be 
differences between cells with merged and cells with non-merged silicon layers. In the following merged 
layers are discussed, then differences to non-merged layers are described.  
On merged layers etch pit densities (EPD) of (2.0 ± 0.3) x 106 cm-2 are measured on the surface [7]. 
This amount cannot fully explain the low effective diffusion lengths [11]. The arrangement of 
dislocations and/or the recombination at the rear side of the active layer might lead to a further reduction 
of the effective diffusion length. Different defects in ELO layers are already reported: dislocation 
generation at the edges of SiO2 films, a central void where two neighboring growth fronts merge and 
dislocations starting at the merging point [4]. On angled polishes, treated in a Secco etch solution, all 
these defects are clearly visible in our layers, see Fig 3. Lines of high EPDs cross the active layer starting 
at oxide edges and merging points. An additional area of high dislocation density is straight above the 
seed windows. Additionally, the central voids offer large areas of unpassivated surfaces that should lead 
to high recombination rates. Both effects might explain a further reduction of the effective diffusion 
length than indicated by EPDs measured on the front surface.  
 
 
Fig. 3. (a) scheme of an angled polish of an ELO-EpiWE; (b) SEM picture of angular polish after Secco etch; (c) defect density in 
angular polish in arbitrary units (brighter regions indicate areas of higher defect densities) 
In case of non-merged ELO-EpiWE structures the increase in effective diffusion length can be 
explained by the absence of the voids and defects generated at the merging points. On the other hand, 
processing of those non-merged layers is more critical. Requirements on control and reproducibility of the 
deposition process are higher than for merged layers. The SiO2 film in non-merged areas is partly 
disordered and therefore n-emitters are diffused in parts of the highly doped substrates and pn-junctions 
are exposed at the surface. This can lead to shunts depending on the metallization process. For a robust 
a) b) c) 
 M. Drießen et al. /  Energy Procedia  27 ( 2012 )  38 – 44 43
process a merged silicon layer with a low amount of defects is beneficial. Therefore, further optimization 
of the epitaxial deposition process is required. 
5. Summary 
We showed results of epitaxial wafer equivalent structures with embedded patterned SiO2 layer, 
fabricated by utilizing epitaxial lateral overgrowth technique. The dielectric layer acts as reflector and 
therefore the resulting structures have the potential to exhibit an increased current compared to wafer 
equivalents without reflector. Merged and non-merged silicon layers could be deposited in a home-made 
CVD reactor with low amounts of macroscopic defects within the layers. The optical benefit is 
demonstrated by measuring the reflectance of the structures. An additional gain is obtained with textured 
samples. Open circuit voltages up to 600 mV are reached. Best cell results are obtained with non-merged 
silicon layers with efficiencies up to 12.7 %. However, cells without reflector exhibit higher efficiencies. 
Main losses of ELO samples can be attributed to a reduced effective diffusion length. This is caused by 
dislocations within the active layers and most probably by high recombination rates at unpassivated 
surfaces as voids remain where two growth fronts merge. Structures with non-merged layers exhibit 
higher effective diffusion lengths; this can be explained by the absence of unpassivated surfaces and/or a 
lower amount of defects within the silicon layers. In future work layer thicknesses will be adapted to the 
reduced diffusion lengths and deposition processes will be optimized aiming for higher crystal qualities. 
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